We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 13826

4.1i CORE Generator - The resource utilization report in the XCO file incorrectly lists that 0 slices and CLBs are used


Keywords: COREGen, resource, utilization, slice, CLB

Urgency: Standard

General Description:
The resource utilization report in the XCO file for a generated core seems to incorrectly report the number of slices and CLBs utilized as "0".


If there are no RLOCs in the core to specify how the core logic should be mapped into the FPGA slices and CLBs, "0" slices and CLBs will be reported.

4.x IP Update #2 will have an enhanced message indicating that "the number of CLBs (and/or slices) used in a design cannot be determined when there is no RPMed logic" whenever this is the cause of a zero slice or CLB count.
AR# 13826
Date 10/09/2003
Status Archive
Type General Article