UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13966

4.1i XST - "ERROR:Xst:850 - Unsupported exactly equal expression"

Description

Keywords: While, loop, Verilog, XST, for, VHDL

Urgency: Standard

General Description:
When I use an exactly equal or unequal statement in Verilog, the following error is reported:

"ERROR:Xst:850 - "project_file.v", line xx: Unsupported exactly equal expression."

Solution

Exactly equal/unequal expressions are not yet supported. These are the operators "===" and "!==". They will be supported in a future XST release.

Meanwhile, one way to work around this issue is to use the standard equal/unequal expressions "==" and "!=".

This problem has been fixed with the release of the 5.1i software.
AR# 13966
Date Created 02/26/2002
Last Updated 08/06/2003
Status Archive
Type General Article