We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14111

4.1i XST - A complemented equation yields incorrect results in XST


Keywords: Boolean, VHDL, equation, result, wrong, incorrect, bad, logic

Urgency: Standard

General Description:
A complemented equation may produce incorrect results in XST.

For example:

singal in_a, in_b : std_logic_vector (1 downto 0);
in_a <= "11";
in_b <= "11";
out_put <= not ( in_a - in_b );

This will generate a "00" for out_put instead of an "11".


This problem is fixed in the latest 4.2i Service Pack, available at:
The first service pack containing the fix is 4.2i Service Pack 1.
AR# 14111
Date 08/06/2003
Status Archive
Type General Article