UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14253

4.1i XST - "ERROR:Xst:1059 - <file>.v Line x. Duplicate declarations of object 'name' in module 'my_module'."

Description

Keywords: XST, 1059, duplicate, declaration, name, Verilog

Urgency: Standard

General Description:
When I compile a Verilog design with XST, the following error occurs:

"ERROR:Xst:1059 - <file>.v Line x. Duplicate declarations of object 'name' in module 'my_module'."

Solution

This error occurs because, according to the XST Verilog parser, the instance "name" is declared multiple times. XST does not allow redundant declarations.

Search your Verilog source above the line number mentioned for another declaration. (It may be in a file that is referenced by an `include statement.) Ensure that the instance "name" is not duplicated.
AR# 14253
Date Created 03/20/2002
Last Updated 08/06/2003
Status Archive
Type General Article