UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14308

4.1i CPLD CoolRunner XPLA3 - Tpco timing path changes

Description

Keywords: 4.1i, CPLD, CoolRunner, XPLA3, Tpco, timing

Urgency: Low

General Description:
The Tpco timing path (Product term clock-to-out) seems to have changed. How is it derived?

Solution

Tpco was previously found through use of the following equation:
Tpco = Tin + Tlogi1 + Tcoi + Tout

It is now derived through use of this equation:
Tpco = Tin + Tptck + Tcoi + Tout

This has been changed because it was determined that the product term clock path has different timing than the logic path.

This problem is fixed in the latest 4.2i Service Pack, available at:
http://support.xilinx.com/support/techsup/sw_updates
The first service pack containing the fix is 4.2i Service Pack 2.
AR# 14308
Date Created 03/25/2002
Last Updated 08/04/2003
Status Archive
Type General Article