UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14368

Virtex-II Pro RocketIO - How do I implement the BREFCLK routing resource?

Description

BREFCLK is an alternative routing resource for the RocketIO Transceiver's reference clock. Because of its superior jitter characteristics, Xilinx recommends that BREFCLK be used for any designs requiring an MGT to operate at > = 2.5 Gbps. Like REFCLK, it must receive a low-jitter differential clock source. Please see the RocketIO User Guide for further details. 

 

BREFCLK is fully supported by Xilinx design tools in the 5.1i software release. Is there a way to implement it in earlier software versions?

Solution

BREFCLK can be enabled by using 4.2i Service Pack 3 with one of the following patches (see the readme.txt file within the archive for instructions). 

 

PC: 

http://www.xilinx.com/txpatches/pub/swhelp/ise4_updates/brefclk_patch.zip
 

UNIX: 

http://www.xilinx.com/txpatches/pub/swhelp/ise4_updates/brefclk_patch.tar.gz

AR# 14368
Date Created 08/29/2007
Last Updated 05/14/2014
Status Archive
Type General Article