UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14391

4.2i Virtex-II PAR - Driverless logic 0/1signals are generated in a design using Partial Reconfiguration

Description

Keywords: VCC, PWR, undriven, driver

Urgency: Standard

General Description:
During Partial Reconfiguration Assembly Mode, a VCC signal is left with one load and no drivers. PAR cannot clean up this net; therefore, when BitGen is run, a DRC error is generated.

Solution

This problem is fixed in the latest 4.2i Service Pack, available at:
http://support.xilinx.com/support/techsup/sw_updates
The first service pack containing the fix is 4.2i Service Pack 2.
AR# 14391
Date Created 08/29/2007
Last Updated 10/23/2008
Status Archive
Type General Article