UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 1450: UNISIMS: The pin names for VCC and GND have changed to P and G

AR# 1450

UNISIMS: The pin names for VCC and GND have changed to P and G

Description

Keywords: VCC, GND

Urgency: Standard

General Description: The pin names for VCC and GND have changed to
P and G, respectively.

Solution

The pin names P and G are used for VCC and GND. All the libraries have
adopted this new naming convention. Beginning with Virtex support, the
Mentor and Viewlogic front-end libraries have started using the pin names
P and G for VCC and GND. The Cadence, Synopsys, Verilog and VHDL
libraries have been using P and G since Alliance 1.4.

AR# 1450
Date 10/07/2008
Status Archive
Type General Article