AR# 14503

|

4.2i Timing Analyzer - The Virtex-II/Pro primitives FDDRCPE and FDDRRSE are analyzed incorrectly

Description

General Description:

When I specify a FROM/TO constraint from a synchronous element to the FDDRCPE or FDDRRSE double-data rate primitive, Timing Analyzer places both IOB flip-flops in the both rising and falling clock time groups. This causes the path reporting to be incorrect in the timing report between the falling and rising time groups.

Solution

This issue is fixed in the next major release of Timing Analyzer.

AR# 14503
Date 01/18/2010
Status Archive
Type General Article
People Also Viewed