UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14564

CORE Generator, Gigabit Ethernet MAC v2.0 - MGTs do not work properly in the PCS/PMA configuration of the core

Description

Keywords: Gig, Gigabit, Ethernet, MAC, PCS, PMA, MGT

Urgency: Standard

General Description:
MGTs do not work properly in silicon for the PCS/PMA configuration of the Gigabit Ethernet MAC (GEMAC) core.

Solution

The problem is that although the REFCLKSEL input on the MGT does not have an internal inverter on it, it is erroneously considered invertible by the software. This means that whenever the tools select the inverted input, you get the opposite setting of what was intended, and the REFCLK does not drive the MGT properly.

To work around the problem, connect the REFCLK clock to both REFCLK and REFCLK2 ports on the MGT in the gpcs_pma_gen.vhd in the PCS/PMA sublayer, version 1.0. This ensures that no matter which clock the tools select, the correct clock is always provided to the MGT.

This solution has been incorporated into v2.1 of the GEMAC core, and will be fixed in F.21 of the Xilinx implementation tools.
AR# 14564
Date Created 04/26/2002
Last Updated 12/03/2002
Status Archive
Type General Article