We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14586

4.2isp2 Timing Analyzer - The timing report contains an incorrect cycle time for a 95144XL


General Description:

The timing report produced by CPLDFit reports the cycle time for a clock net as "x" ns. When I run "Analyze Against Auto Generated Design Constraints" from Timing Analyzer, the Timing Analyzer reports a cycle time of "y" ns.

Which report is correct?


The timing report is correct. (It appears that Tpta was not accounted for in the Timing Analyzer results.)

This issue was fixed in the 5.1i software release.

NOTE: Cycle-to-cycle = (Tcoi + Tf + Tlogi + Tsui + Tpta)

AR# 14586
Date 01/18/2010
Status Archive
Type General Article
Page Bookmarked