We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15132

5.1i PACE - Area groups for top-level modular designs are not displayed


Keywords: PACE, area group, modular, display

Urgency: Standard

General Description:
Area groups for top-level, initial budgeting modular designs are not displayed, although pin constraints and pseudo ports are displayed.


Currently, PACE does not support the Modular Design flow. Please use FloorPlanner for Modular Design's area groups constraints.

Modular Design flow will be supported in the next major software release (6.1i).
AR# 15132
Date 03/06/2005
Status Archive
Type General Article
Page Bookmarked