We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15697

Exemplar LeonardoSpectrum 2002d - I am unable to correctly synthesize an IFDDRCPE


Keywords: Leonardo, Spectrum, IFDDRCPE, dual, data, rate, register, input, flip, flop, FF

Urgency: Standard

General Description:
When I instantiate an IFDDRCPE in VHDL code, LeonardoSpectrum 2002_d produces an EDIF that will not pass through NGDBuild. (NGDBuild reports multiple drivers on the DIN pin.)


This problem occurs because LeonardoSpectrum is placing an IBUF on the DIN pin of the IFDDRCPE; thus the IOB contains an IBUF-to-IBUF connection.

To work around this issue, infer the input dual data rate registers. (Please see (Xilinx Answer 13121) for information on inference codes.)
AR# 15697
Date 04/24/2007
Status Archive
Type General Article
Page Bookmarked