We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 15752

5.1isp1 Timing Simulation, NGDAnno, Virtex/E - A large delay is incorrectly annotated to the local reset


Keywords: Timing, Simulation, NGDAnno, Virtex, Virtex-E, local, reset, port, RST, set, delay, large

Urgency: Standard

General Description:
When I perform a timing simulation on a Virtex or Virtex-E design, problems with the local reset occur because a large delay was incorrectly annotated to the reset line.

In the timing simulation netlist, the local reset and GSR are "ORed" together. The net delays for the local reset and GSR are annotated to the input ports of the OR gate.

For example:
(PORT I0 (579:579:579)(579:579:579))
(PORT I1 (6955:6955:6955)(6955:6955:6955))
(IOPATH I0 O (0:0:0)(0:0:0))
(IOPATH I1 O (0:0:0)(0:0:0))

The output of the OR gate goes to the registers in the design that are reset or set by this local reset. As the net delays for the reset lines have already been annotated to the OR gate, there should not be any delay on the PORT SET or PORT RST of the registers. In some cases, the net delay for GSR was incorrectly annotated to the these ports, as illustrated below:

(INSTANCE data_reg2_7)
(PORT I (1354:1354:1354)(1354:1354:1354))
(PORT CLK (364:364:364)(364:364:364))
(PORT SET (6955:6955:6955)(6955:6955:6955))
(PORT RST (6955:6955:6955)(6955:6955:6955))
(IOPATH CLK O (738:738:738)(738:738:738))
(IOPATH SET O (576:576:576)(576:576:576))
(IOPATH RST O (576:576:576)(576:576:576))

In the example above, the local reset and GSR are delayed by an extra 7ns. This is not the correct behavior.


This problem is fixed in the latest 5.1i Service Pack, available at:
The first service pack containing the fix is 5.1i Service Pack 2.
AR# 15752
Date 08/11/2005
Status Archive
Type General Article