UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15982

2.3 System Generator for DSP - How do I reduce the number of files created by System Generator?

Description

General Description: 

The number of VHDL files System Generator creates for large designs can easily exceed one hundred. This can have negative side effects on the design flow, including slow speeds and the crashing of the Synthesis tools. Project Navigator can also be greatly slowed. 

 

How do I reduce the number of files created?

Solution

A Perl script called "vhdljoin.pl" is available in the installation directory ($MATLAB/toolbox/xilinx/sysgen/scripts). This script can be used to merge all the individual VHDL files into a single VHDL file.  

 

This can solve speed and crashing issues for certain synthesis tools, but it will not improve the speed of the Project Navigator environment in the Xilinx ISE software; in fact, it will slow the environment down. Hence, we recommend use of the script only if you are using third-party synthesis tools and experiencing severe run-time problems.

AR# 15982
Date Created 09/03/2007
Last Updated 05/15/2014
Status Archive
Type General Article