UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16474

3.1 EDK - Platform Generator does not allow the generation of varied port widths on BRAM components

Description

Keywords: BRAM, controller, variable port width, PlatGen

Urgency: Standard

General Description:
PlatGen does not allow the generation of variable port widths on the same BRAM component. Currently, both ports must be the same size.

Solution

This functionality will be included in a future PlatGen release.
AR# 16474
Date Created 01/09/2003
Last Updated 04/28/2006
Status Archive
Type General Article