We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16725

5.2i CPLD TAEngine/Tsim CoolRunner-II - Outputs for HSTL-1, SSTL2-1, and SSTL3-1 use incorrect output delay adders


Keywords: 5.1i, 5.2i, CPLD, CoolRunner-II,TAEngine, output, timing

Urgency: Standard

General Description:
Outputs configured as SSTL2-1, SSTL2-3, and HSTL-1 use incorrect timing components for the output buffer delay.

The dout<0> output is configured as type SSTL2-I, but the detailed timing summary shows that dout<0> uses the LVCMOS25 output adder instead of the ToutSS2 output adder.

From: clk - : 0.0ns (0.0ns)
Thru: clk.GCK tGCK : 1.6ns (1.6ns)
Thru: dout<0>.Q tCOI : 0.2ns (1.8ns)
To: dout<0> tOUT + tOUT25 : 3.5ns (5.3ns)

This behavior occurs for the SSTL3-1 and the HSTL-1 IO Standards as well.
HSTL-1 uses no timing adder when it should use ToutHS1.
SSTL3-1 uses Tout33 when it should use ToutSS3.


This problem is fixed in the latest 5.2i Service Pack available at:
The first service pack containing the fix is 5.2i Service Pack 2.
AR# 16725
Date 08/13/2009
Status Archive
Type General Article