You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
TIMING ANALYZER 6.0.1: Discrepancy between Timing Analyzer and Xdelay
General Description: By default, Xdelay and Timing Analyzer trace different paths for maximum delays.
Timing Analyzer and XDELAY have different default settings.
XDELAY includes Asynchornous set and reset paths, while Timing
Analyzer does not. To turn this on in the Timing Analyzer, select:
PATH FILTERS->COMMON FILTERS->CONTROL POSSIBLE FALSE PATHS
SELECT 'SET/RESET to Q PIN OF FLIP-FLOPS'
MOVE all signals to INCLUDED BLOCKS.
Timing Analyzer should now trace the same paths as XDELAY and report
the same maximum delays.
Was this Answer Record helpful?