We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16837

5.2i PAR - Place and route hangs during initial timing analysis


Urgency: Standard

General Description:

When I run PAR, it seems to hang during the initial timing analysis:

"Overall effort level (-ol): 2 (set by user)

Placer effort level (-pl): 2 (set by user)

Placer cost table entry (-t): 1

Router effort level (-rl): 2 (set by user)

Starting initial Timing Analysis. REAL time: 16 mins 2 secs"


One possibility is that a signal, such as reset, has a very high fan-out. Try reducing the fan-out by replicating logic or putting a TIG constraint on the reset signal:

NET "reset" TIG;

AR# 16837
Date 01/18/2010
Status Archive
Type General Article
Page Bookmarked