UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16847

5.2isp1 Simulation - DCM outputs are 180 degrees out of phase (UniSim and SimPrim VHDL models)

Description

Keywords: DCM, simulation, UniSim, SimPrim, outputs, 180, phase, 5.2i, 52, SP1, Service Pack 1, broken, wrong

Urgency: Standard

General Description:
A bug in the VHDL DCM models in the 5.2i software causes all DCM outputs to be 180 degrees out of phase. (This problem affects UniSim and SimPrim VHDL models.)

Solution

This problem is fixed in the latest 5.2i Service Pack available at:
http://support.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 5.2i Service Pack 2.

Until the 5.2i Service Pack 2 is released, the following patch corrects this problem:

MXE Users:

UniSim:
http://www.xilinx.com/txpatches/pub/swhelp/mti/mxe5.6e_5.2isp1_dcm_unisim_patch.zip

SimPrim:
http://www.xilinx.com/txpatches/pub/swhelp/mti/mxe5.6e_5.2isp1_dcm_simprim_patch.zip

NOTE: See the readme file for installation instructions.

PC - All other simulators:

http://www.xilinx.com/txpatches/pub/swhelp/ise5_updates/52i_DCM_PATCH.zip

NOTE: See the readme file for installation instructions.

UNIX - All other simulators:

http://www.xilinx.com/txpatches/pub/swhelp/ise5_updates/52i_DCM_PATCH.tar.gz

NOTE: See the readme file for installation instructions.
AR# 16847
Date Created 09/03/2007
Last Updated 11/18/2008
Status Archive
Type General Article