UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16910

3.1 EDK PLB_V34 - Why does the PLB Arbiter require three cycles to perform arbitration?

Description

General Description: 

Why does the PLB Arbiter require three cycles to perform arbitration?

Solution

The Xilinx PLB Arbiter requires three cycles to perform arbitration because it was necessary to insert a pipeline or register stage in the arbiter to have a reasonable Fmax. This is a tradeoff of latency for overall clock frequency. However, note that this one cycle of latency is only incurred during the address phase of the transaction. Read and write address phases can overlap since the PLB has separate read/write data buses.

AR# 16910
Date Created 09/03/2007
Last Updated 05/15/2014
Status Archive
Type General Article