UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 1707

CPLD XC9500 CoolRunner-II - What is the minimum reset signal pulse width?

Description

General Description:

What is the minimum reset pulse width for Xilinx CPLDs?

Solution

XC9500/XL/XV

The minimum reset pulse width is equal to the pad-to-pad delay value (Tpd). This value is available in the device data sheets:

http://www.xilinx.com/xlnx/xweb/xil_publications_display.jsp?category=/Data+Sheets/CPLD+Device+Families&iLanguageID=1

CoolRunner XPLA3, CoolRunner-II

The minimum reset pulse width is equal to the P-term clock pulse width (Tplh for XPLA3, and Tpcw for CR-II). This value is available in the device data sheets:

http://www.xilinx.com/xlnx/xweb/xil_publications_display.jsp?category=/Data+Sheets/CPLD+Device+Families&iLanguageID=1

AR# 1707
Date Created 08/21/2007
Last Updated 12/15/2012
Status Active
Type General Article