UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17094

3.2 EDK - In XilNet library, the ARP cache is maintained incorrectly in eth.c

Description

Keywords: EDK, EST, XilNet, LibGen

Urgency: Standard

General Description:
In the XilNet library, the ARP cache is maintained incorrectly in eth.c. In the function "xilnet_add_hw_tbl_entry(....)" in the eth.c file, when the ARP table is full, the function exits returning a "1". The new entry is not added in the table.

Solution

This problem is fixed in the latest 3.2 EDK Service Pack, available at:
http://support.xilinx.com/ise/embedded/edk.htm
The first service pack containing the fix is 3.2 EDK Service Pack 1.
AR# 17094
Date Created 04/18/2003
Last Updated 04/28/2006
Status Archive
Type General Article