UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17100

Virtex/-E/-II/-II Pro, Spartan-II/-IIE/-3 - Flip-flop does not reset when it is packed with SRL16E or distributed RAM

Description

Flip-flop does not reset when it is packed in the same slice with SRL16E or distributed RAM.

Solution

The hardware does not support connecting the CE (clock enable) pin of the SRL16E and the R (reset) pin of the FDRE in the same slice. Similarly, the WE pin of the distributed RAM cannot be connected to the R pin of the FDRE in the same slice.

This is a hardware limitation issue. There is one memory cell that toggles the SR pin of the slice between enabling the CE/WE of shift register/distributed RAM and enabling the R to the flip-flops.

AR# 17100
Date Created 09/03/2007
Last Updated 12/15/2012
Status Active
Type General Article