UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17292

9.1i MAP - "ERROR:Pack:625 - The dual data rate register "REG0" failed to combine with output buffer "OBUF0" as required. Symbol "REG0" is not under the same hierarchy region as symbol "OBUF0"."

Description

My top-level design contains two submodules, M0, M1, and output buffer instantiations, OBUF0. Within each submodules's source code, there is RLOC information. So, I must set keep_hierarchy when running synthesis using XST 5.2i in order to keep the RLOC information of each submodule within in its own set.

However, when I MAP the design, the following errors are reported:

"ERROR:Pack:625 - The dual data rate register "M0/reg0" failed to combine with

output buffer "obuf0" as required. Symbol "M0/reg0" is

not under the same hierarchy region as symbol "obuf0"."

This MAP error occurs because the data output of the register is not in the same hierarchy as the output buffer, but I must use keep_hierarchy when running synthesis using XST 5.2i to assign the correct RLOC information.

Solution

Use the command line option:

map -ignore_keep_hierarchy

Or, set the "Allow Logic Optimization Across Hierarchy" in the GUI.

Set KEEP_HIERARCHY = FALSE to "M0" block in the UCF file as follows:

INST "M0" KEEP_HIERARCHY = FALSE ;

AR# 17292
Date Created 09/03/2007
Last Updated 12/15/2012
Status Active
Type General Article