We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 17354

LogiCORE Ten Gigabit Ethernet XAUI v3.0 - "ERROR:DesignRules:462 - Chipcheck: Incompatible IO standards." in BitGen with external XGMII


Keywords: ethernet, XAUI, F_IP4, ERROR:DesignRules:462, DesignRules, 462, Chipcheck, BitGen, XGMII

Urgency: Standard

General Description:
When implementing the XAUI v3.0 core with external XGMII, BitGen reports the following error:

"ERROR:DesignRules:462 - Chipcheck: Incompatible IO standards. IO standard HSTL_I
of comp xgmii_rxd<25> and IO standard LVCMOS25 of comp mdio_in are
incompatible. They cannot be in the same IO bank."


To work around this issue, manually lock down the pinouts in the UCF file, and make sure that the standard banking rules are followed.
AR# 17354
Date 08/31/2006
Status Archive
Type General Article