UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17501

11.1 Timing Analyzer - Cross-probing does not work consistently with FPGA Editor

Description

Cross-probing does not work consistently on my computer while using ISE. How can I make cross-probing work?

Solution

When a logical resource is selected in Timing Analyzer, FPGA Editor occasionally generates the following warning:  

 

"Unable to select sym LVDS_DATA/SERDES_TX/tx3/ddr_reg3/FF1." 

 

This is a known problem in correlating logical and physical elements.

AR# 17501
Date Created 09/03/2007
Last Updated 05/20/2014
Status Archive
Type General Article