UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17584

6.1i Timing Analyzer - A setup violation is reported on all Virtex-II Pro PowerPC Core reset pins

Description

Urgency: Hot

General Description:

Three TIG constraints are placed on the PowerPC reset pins on my Virtex-II Pro device, but the TIG constraints are ignored in the timing report.

Solution

This problem has been fixed in the latest 6.1i Service Pack, available at:

http://support.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 6.1i Service Pack 2.

AR# 17584
Date Created 09/03/2007
Last Updated 01/18/2010
Status Archive
Type General Article