We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17627

3.1 SP1 System Generator for DSP - Why are the constant values sometimes incorrect when SysGen generates the VHDL for a MCode block?


General Description: 

When generating a SysGen design which instantiates multiple instantiations of a Simulink MCode block containing constant values, the VHDL files that are generated for the MCode block contain incorrect values for the constant.


This has been fixed in System Generator 3.1 service pack 1 



AR# 17627
Date 05/15/2014
Status Archive
Type General Article
Page Bookmarked