UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17666

3.1 System Generator for DSP - Why do I get an internal error when my Net and Gateway have the same name?

Description

Keywords: SysGen, 3.1i, MATLAB, Simulink, internal, error, net, gateway, prepend, hierarchy

Urgency: Standard

General Description:
Why do I get an internal error when my Net and Gateway have the same name?

This can happen if the "Do Not Prepend Hierarchy to Port Name" checkbox is selected for a gateway named "foo" and there is another design object in the top level that is also named "foo".

For example, if you create a subsystem that contains a gateway named "foo", and select the checkbox for "Do Not Prepend Hierarchy to Port Name". After this, you then realize that you need several copies of the subsystem, so you cut and paste to replicate the subsystem, or optionally convert the subsystem into a library element. The effect is that the netlister tries to report that the name "foo" is used too often, but what you see is a fatal error message.

Solution

To work around this issue, de-select the "Do Not Prepend Hierarchy to Port Name" box in the Gateway Out. When this option is selected, the gateway block name is used for the top level of the HDL design generated by the System Generator. Otherwise, the hierarchy of the gateway block is prepended to the name used for the top level HDL. The result is that when there are two ports with the same name one of the ports is assigned an "_x_0" extension.
AR# 17666
Date Created 07/23/2003
Last Updated 06/24/2004
Status Archive
Type General Article