We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17691

LogiCORE SPI-4.2 (POS-PHY L4) v6.0 - A Source core improperly segments the burst when SrcBurstMode=1


General Description: 

When I use an SPI-4.2 v6.0 Source core with SrcBurstMode=1 and the source core goes out of frame, it begins transmitting training patterns on the credit boundary instead of the burst boundary. This violates the premise of the Burst FIFO (although it does not violate the SPI-4.2 specification). The correct behavior is to send the training on the burst boundary.


This issue will be addressed in the SPI-4.2 v6.1 release.

AR# 17691
Date 05/15/2014
Status Archive
Type General Article