UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17873

6.2/6.1 EDK, SimGen - When I run a behavioral simulation of my processor system with my test bench, the processor does not run any instructions

Description

Keywords: Xilinx Platform Studio, XPS, simulation, behavioral simulation, ModelSim, MicroBlaze, PPC, Power PC, PowerPC

Urgency: Standard

General Description:
I am trying to behaviorally simulate my processor system with a testbench, but it doesn't appear that the system is running any instructions. What could be wrong?

Solution

If you are simulating a processor system that is not the top level of the design, please see (Xilinx Answer 16166) for instructions on that simulation.

When simulating a top-level processor system with a test bench, you must include a configuration statement that effectively loads the initialization vectors into the instruction side Block RAM. A modified version of this configuration statement should be placed at the end of the test bench.

Example
configuration testbench_conf of testbench is -- configuration <configuration name> of <testbench entity name>
for behavior -- Testbench architecture
for proc_sys : system -- Processor system instance name : entity name
for IMP -- Processor System Architecture
for all : bram1_wrapper use configuration work.bram1_conf; -- change "bram1" to the name of the BRAM needing initialization
end for;
end for;
end for;
end for;
end testbench_conf;
AR# 17873
Date Created 08/22/2003
Last Updated 03/05/2006
Status Archive
Type General Article