UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 17883: NetGen - What is NetGen? Where can I find documentation on how to use NetGen?

AR# 17883

NetGen - What is NetGen? Where can I find documentation on how to use NetGen?

Description

What is NetGen? Where can I find documentation on how to use NetGen?

Solution


NetGen is an application which takes implementation files from different stages of the design and creates netlists for verification. It is generally used for creating simulation netlists, but it can also be used to create netlists for Equivalency Checking and Static Timing Analysis.



NetGen is new in 6.1i, and it replaces the existing NGDAnno, NGD2VHDL, and NGD2VER applications, combining all of their functionality into a single executable.



For Project Navigator users, this change should be transparent.



For command line users, the NGDAnno, NGD2VHDL, and NGD2VER commands can still be used during the 6.1i release, but they will not allow you take advantage of any new features that were added to NetGen. Also, these commands will not be available in the next major release of the Xilinx design tools. It is recommended to change your scripts to use NetGen as soon as possible.



Documentation:



Command line syntax for NetGen--please see the NetGen chapter in the Development System Reference Guide:

http://toolbox.xilinx.com/docsan/xilinx6/books/docs/dev/dev.pdf


Simulating Xilinx designs--please see the Verifying Your Design section of the Synthesis and Verification Design Guide:

http://toolbox.xilinx.com/docsan/xilinx6/books/docs/sim/sim.pdf


Equivalency Checking for Xilinx designs--please see the Equivalency Checking section of the Synthesis and Verification Design Guide:

http://toolbox.xilinx.com/docsan/xilinx6/books/docs/sim/sim.pdf


Static Timing Analysis using PrimeTime--please see the PrimeTime interface for Xilinx/Synopsys in the Xilinx/Synopsys Interface Guide:

http://toolbox.xilinx.com/docsan/xilinx6/books/docs/xsi/xsi.pdf
AR# 17883
Date 05/01/2012
Status Archive
Type General Article