We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 17920

LogiCORE SPI-4.2 (POS-PHY L4) - When trying to inject DIP2 errors to the src core, I do not see SrcDIP2Err asserted


General Description: 

Sending invalid DIP2 to the SPI4.2 core does not assert SrcDIP2Err. Why is this? 


This behavior is seen in both simulation and in the hardware.


Immediately after the Xilinx SPI 4.2 source core goes out of frame (SrcOof = '1'), the core will resync itself to the first "11" to non "11" transition (on the TStat bus ) as a start of a status sequence.  


Hence, the last DIP2 before this transition will be ignored and SrcDIP2Err will not be asserted for this DIP2.

AR# 17920
Date 05/15/2014
Status Archive
Type General Article