We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17961

6.1i ISE - When I create multiple new projects with the Project Navigator New Project Wizard, sources for the first project are added to subsequent projects


Keywords: Source, add, VHDL, Verilog, Schematic, Project Navigator, new project

Urgency: Standard

General Description:
In Project Navigator, I select File -> New Project to bring up the New Project Wizard. I select the "Add Existing Sources" option to add existing sources to a new project -- this works correctly. However, when I create subsequent new projects, the sources from the first project are automatically added to the new project if I do not specify sources to add to the new project.


The problem occurs because the application keeps the source files in an array that is not being emptied after the project is created. Once this has happened, you must remove the erroneous sources from the new project and delete them from your project directory.

To prevent this from happening, you can:

1. Create all empty projects first.
2. Exit Project Navigator after creating each project.

This problem is fixed in the latest 6.1i Service Pack, available at:
The first service pack containing the fix is 6.1i Service Pack 1.
AR# 17961
Date 02/07/2006
Status Archive
Type General Article