UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18364

XST - "ERROR:HDLCompilers:53 - .v line xx Illegal left hand side of continuous assign"

Description

Why do the following errors occur?

"ERROR:HDLCompilers:246 - <file>.v line xx Reference to scalar reg '<signal>' is not a legal net lvalue"

"ERROR:HDLCompilers:53 - <file>.v line xx Illegal left hand side of continuous assign"

Solution

These errors occur if signals declared as reg type are assigned a value using a continuous assign statement as shown in the following example:

<code>

...

reg data;

assign data = din;

...

</code>

If a continuous assignment is needed, you must use a wire data type.

AR# 18364
Date Created 09/03/2007
Last Updated 12/15/2012
Status Active
Type General Article