We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18391

7.1i CPLD CoolRunner XPLA3, CPLDFit - "Error:Cpld:6 Cannot assign Output Pin DOUT to Pin 20"


General Description:

While implementing a design, an error message similar to the following occurs:

"ERROR:Cpld:6 - Cannot assign Output Pin <my_signal> to Pin X (FBy_z). This pin does not support the functionality of that signal."


This can occur if you are attempting to pin lock an I/O to a JTAG pin but have forgotten to turn off the "Reserve ISP Pins" option. That option is ON by default, meaning that the JTAG pins are dedicated for JTAG use only.

To be certain whether the JTAG pins have been reserved, open the JEDEC file in a text editor and look for "Note ISP bit *" near the bottom of the file. The value of the ISP bit is indicated by the last digit in that line.

If the ISP bit is 1, then the ISP pins have been reserved.

If the ISP bit is 0, then the ISP pins are available for use as I/O.

For example:

Note ISP bit *

L024480 1*

The last digit in the second line denotes that the JTAG pins HAVE been reserved in this case.

For information on using JTAG pins as I/O using the Port Enable pin, see (Xilinx Answer 8455).

AR# 18391
Date 12/15/2012
Status Active
Type General Article