UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18470

6.1 EDK SP1 - MPD file for OPB v20 has typos

Description

Keywords: EDK, MPD, OPB, v20, typos

Urgency: Standard

General Description:
The MPD for the OPB v20 has the following lines:

PORT OPB_dwAck = OPB_dwAck, DIR=OUT
PORT OPB_dwXfer = OPB_dwXfer, DIR=OUT
PORT OPB_fwAck = OPB_dwAck, DIR=OUT
PORT OPB_fwXfer = OPB_dwXfer, DIR=OUT
PORT OPB_hwAck = OPB_dwAck, DIR=OUT
PORT OPB_hwXfer = OPB_dwXfer, DIR=OUT

where the right side does not correspond to the left side of the assignment of some ports. This yields to incorrect connections by PlatGen and SimGen.

Solution

Change the connections to match the following:

PORT OPB_dwAck = OPB_dwAck, DIR = OUT
PORT OPB_dwXfer = OPB_dwXfer, DIR = OUT
PORT OPB_fwAck = OPB_fwAck, DIR = OUT
PORT OPB_fwXfer = OPB_fwXfer, DIR = OUT
PORT OPB_hwAck = OPB_hwAck, DIR = OUT
PORT OPB_hwXfer = OPB_hwXfer, DIR = OUT

This problem is fixed in Service Pack 2 for EDK 6.1
AR# 18470
Date Created 11/21/2003
Last Updated 03/07/2006
Status Archive
Type General Article