We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18490

Synplify Pro - How do I use an EDIF file from CORE Generator or ngc2edif?


Urgency: Standard

General Description:

How do I supply an EDIF file from either CORE Generator or ngc2edif to Synplify Pro?


Synplify Pro allows the input of EDIF files for timing evaluation. If you are instantiating an EDIF file in your design, then you can import the EDIF file into your Synplify Pro project:

1. Select "Add File...".

2. Select "All Files (*.*)" for "Files of Type:".

3. Add your EDIF file.

4. Select which HDL file will be the top-level file:

- Select "Impl Options...".

- Select the "Verilog" or "VHDL" tab.

- In the "Top Level Entity/Module" field, type in the top-level entity/module name.

- Select the "OK" button.

If you have an NGC file (some cores are in the NGC format, and XST produces NGC exclusively), run the "ngc2edif" tool on the NGC file. This will produce a file called a ".ndf". Follow the same procedures as above, including the following steps:

1. Right-click the newly inserted ".ndf" file and select "File Options...".

2. In the "File type:" pull-down, select "edif".
AR# 18490
Date 01/09/2012
Status Archive
Type General Article