We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18874

6.2i NetGen, UltraController - Timing values in the SDF are set to "0", which causes the failure of the Verilog Timing Simulation for the UltraController


Keywords: NetGen, UltraController, Verilog, SDF, all, 0, zero, timing, simulation, no, delay, keep, hierarchy

Urgency: Standard

General Description:
In 6.2i, the SDF values are set to "0" when preserving hierarchy, which causes the failure of the Verilog Timing Simulation for the UltraController.



Another way to work around this problem is to not preserve the hierarchy. This avoids the bug in NetGen, and the SDF is populated with the correct values. The drawback of this work-around is that the simulation netlist is flattened and the Waveform DO files provided with the UltraController Demo will no longer work. The DO files reference the names of the signals as they are in the simulation netlist where hierarchy is preserved.

To not preserve hierarchy in ISE, disable the Simulation Model Property to Correlate Simulation Data to Input Design. This prevents the maintenance of the hierarchy, but the SDF will be populated with the correct values.

If you are running NetGen from the command line, remove the "-ngm" command line switch to work around this problem.


This problem has been fixed in the latest 6.2i Service Pack, available at:
The first service pack containing the fix is 6.2i Service Pack 1.

You can also work around this problem by disabling SDF annotation as follows:
1. In Project Navigator, right-click "Simulation Post-Place & Route Verilog Model", and select "Properties".
2. Select the Simulation Model Properties tab.
3. In Other NetGen Command Line Options, enter:
-sdf_anno false

If "Other NetGen Command Line Options" is not displayed, go to Edit -> Preferences -> Processes, and select Advanced instead of Standard.

By disabling the SDF annotation, the SDF file is not used, and the default unit delays in the SimPrim models are used. This shows that the functionality is correct, but the true timing delays are not incorporated.
AR# 18874
Date 11/10/2008
Status Archive
Type General Article