We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18919

6.3i PAR - "ERROR:Place:44 - The global clocks x (BUFGMUXS) and y (BUFGMUXP) are locked into primary / secondary site pair"


When running a Modular Design through assembly, PAR gives the following error:

"ERROR:Place:44 - The global clocks x (BUFGMUX1S) and y (BUFGMUX1P)

are locked into a primary / secondary site pair. It is impossible to route all of

the clock loads for both of these clocks using the global clock routing resource."

What does this error mean?


This placer error can be caused by clock resource contention during assembly. In Modular Design, it is recommended that all clocks are kept at the top level, rather than in a module, to avoid this type of resource contention.

AR# 18919
Date 12/15/2012
Status Active
Type General Article