UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18954

6.1.1 System Generator for DSP - Known Issues List

Description

General Description: 

What are the known issues for System Generator v6.1.1?

Solution

Support Software Issues 

 

- What software do I need to install System Generator for DSP. Please see (Xilinx Answer 17966)

- Why do I get an extra cycle of latency in my design when I use Synplify 7.2.2? Please see (Xilinx Answer 16934)

- Global clock buffers are not instantiated when using Synplify 7.3. Please see (Xilinx Answer 18648)

- Post-MAP simulation fails for M-Code block when using Synplify 7.3. Please see (Xilinx Answer 18648)

- Why do I get simulation mismatches when I use the re-timing option for the Delay Block and Synplify 7.3.4? Please see (Xilinx Answer 18643)

- XST bus elaboration might cause interface changes. Please see (Xilinx Answer 18650)

 

Xilinx Block Set Issues 

 

- The CIC filter exhibits overflow for inputs that use the complete dynamic bit range of the data input. To work around this problem, do not use the full dynamic range of your input. Please see (Xilinx Answer 12480)

- Decimation filters with a down sampling of "2" and symmetry in the impulse response fail in core generation. Please see (Xilinx Answer 15685)

- PicoBlaze fails to compile when using the Leonardo synthesis tool. Please see (Xilinx Answer 16923)

- PicoBlaze compiler script fails when using long module names. Please see (Xilinx Answer 16924)

- The DDS fails to generate if Phase Dithering is selected and the Phase Angle is greater than the Phase Accumulator. Please see (Xilinx Answer 16927)

- There are simulation mismatches for the FFTx when the VOUT is low. Please see (Xilinx Answer 18645)

- The 2n Tap Linear MAC FIR reference block causes error. Please see (Xilinx Answer 18649)

 

General Issues 

 

- The following error is reported during generation: "Undefined function or variable." Please see (Xilinx Answer 15190)

- Documentation for older versions of System Generator for DSP are not available after install. Please see (Xilinx Answer 18642)

- Generation fails when simulation stop function is defined for a model. Please see (Xilinx Answer 18623)

- User Hardware Co-Simulation files disappear when installing System Generator for DSP update. Please see (Xilinx Answer 18646)

- 6.1.1 System Generator for DSP - Release Notes / README. Please see (Xilinx Answer 18956).

AR# 18954
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article