We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19071

10.1 Timing - "WARNING:Timing:2664 - SYS_CLK does not clock data from IN_PADS_GRP(2666,2667)"


I define OFFSET constraints for my I/O timing (OFFSET/IN and OFFSET/OUT), but the tools ignore the constraint and report that my clock does not clock the data specified in my OFFSET constraint. The following warnings appear: 


"WARNING:Timing:2664 - SYS_CLK does not clock data from IN_PADS_GRP" 

"WARNING:Timing:2666 - Constraint ignored: TIMEGRP "IN_PADS_GRP" OFFSET = IN 7 nS 



"WARNING:Timing:2667 - SYS_CLK does not clock data to OUT_PADS_GRP" 

"WARNING:Timing:2666 - Constraint ignored: TIMEGRP "OUT_PADS_GRP" OFFSET = OUT 11 nS  



SYS_CLK does clock the data that comes in on the pad in group "IN_PADS_GRP," and SYS_CLK clocks out the data that goes to the pads in group "OUT_PADS_GRP." Why do the tools ignore these constraints?


The current warning messages are somewhat unclear. The above messages correctly flag a problem, but it is difficult to see where the actual problem lies. For example, the warnings may reference the PAD group even though the FF group may actually be at fault.  


In this case, the PAD group was defined correctly, but the IN_FFS and OUT_FFS flip-flop groups do not contain the correct BELs.

AR# 19071
Date 05/16/2014
Status Archive
Type General Article