We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19105

LogiCORE SPI-4.2 (POS-PHY L4) v7.0 - Wrapper files use IBUFGDS for TStat instead of IBUFDS


General Description:

When the wrapper files for the Xilinx SPI4.2 v7.0 are generated, the TStat signals are using IBUFGDS when LVDS status IO is selected.

Is this correct?


This is incorrect. The wrapper files should be using IBUFDS and not IBUFGDS.

This can be corrected by modifying the wrapper file and replacing the IBUFGDS instantiation with the IBUFDS.

See following code:

VHDL (<core_name>/implement/vhdl):

TStat_ibuf0 : IBUFDS

port map (

I => TStat_P(0),

IB => TStat_N(0),

O => TStat_i(0));

TStat_ibuf1 : IBUFDS

port map (

I => TStat_P(1),

IB => TStat_N(1),

O => TStat_i(1));

Verilog (<core_name>/implement/verilog):

IBUFDS TStat_ibuf0(

.I (TStat_P[0]),

.IB (TStat_N[0]),

.O (TStat_i[0])


IBUFDS TStat_ibuf1(

.I (TStat_P[1]),

.IB (TStat_N[1]),

.O (TStat_i[1])


This is fixed in SPI4.2 v7.1 released with IP Update #4.

AR# 19105
Date 12/15/2012
Status Active
Type General Article
Page Bookmarked