We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19227

6.2i Timing/PAR - PAR reports inconsistent logic levels when compared to TRCE report


General Description:

I created a simple design with an input pad feeding a FF. I created a TIMESPEC to cover the path FROM the PAD to the FF. However, when I look at the reports generated by the tools, I see a discrepancy. PAR reports that there is 1 level of logic, and Timing reports that there are 0 levels of logic. Why does this happen?


This is a problem with how TRCE calculates this number. The PAR report is correct in this instance.

This will be fixed in the next major software release.

AR# 19227
Date 01/18/2010
Status Archive
Type General Article