UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19316

LogiCORE Direct Digital Synthesis (DDS) v5.0 - Why does the output of the DDS appear to become noisy/jittery when I increase the output bit width?

Description

When I change the parameters of the DDS to increase the output bit width, I see that the output waveform becomes noisy. When the output bit width is low, I see a repeating sequence of values representing a sine wave. When the output bit width increases, the sequence of values starts to become random. 

 

What causes this?

Solution

The output bit width is dependent on the SFDR (spurious free dynamic range) parameter. When this parameter is increased past 84 dB, the core must use noise reduction, either phase dithering or Taylor Series, in order to meet the SFDR requirement. The CORE Generator GUI will automatically select 'Auto' for noise shaping. This will result in a small amount of noise being mixed in with the look up table address and cause the output values to vary slightly. In many applications, noise shaping is tolerable and desired in order to increase SFDR without greatly increasing FPGA resource usage. 

 

A CR has been filed as an enhancement request to have more control over the noise shaping option.

AR# 19316
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article