We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19417

6.2 EDK SP1 - PLB_GPIO does not generate interrupts, ISR register returns unknown when read during simulation


Keywords: interrupt, gpio, plb, ISR, simulation, unknown, X, status

Urgency: Standard

General Description:
The PLB_GPIO does not generate interrupts on input data. During simulation, the value of the Interrupt Status Register is unknown.


This problem is fixed in the latest 6.2 EDK Service Pack, available at:
The first service pack containing the fix is EDK 6.2 Service Pack 2.
AR# 19417
Date 04/10/2007
Status Archive
Type General Article
Page Bookmarked