UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19419

6.2i MAP/PAR - Timing-driven packing runs out of memory during phase 6.8

Description

Keywords: -timing, timing, driven

Timing-driven packing runs out of memory on a 2 Gb Windows machine during phase 6.8 on a design that is using only 1.1 Gb of memory early in the phase. The reported memory usage at failure is only 1.43 Gb. This problem also occurs during PAR.

NOTE: The timing-driven packing messages are displayed when the following environment variable is set:

SET XIL_MAP_TMSG=1

For general information about setting ISE environment variables, see (Xilinx Answer 11630).

This Answer Record is a good match for your issue only if the failure occurs in MAP or PAR during phase X.8, where X is any number. This particular memory issue does not occur when the same design is run on a Linux machine. This problem originally occurred with Virtex-II designs; however, now all device families are affected.

Solution

You can download the following tactical patch for use with 6.2i SP2:
http://www.xilinx.com/txpatches/pub/swhelp/ise6_updates/62isp2_par_win_19419.zip

To install, unzip in the XILINX install directory while maintaining directory structure.

This issue has been addressed in the latest 6.2i Service Pack, available at:
http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 6.2i Service Pack 3.
AR# 19419
Date Created 09/03/2007
Last Updated 10/23/2008
Status Archive
Type General Article