UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19474

6.2i ChipScope Pro - "WARNING:Xst:1474 - Core was not loaded as one or more ports did not line up with component declaration"

Description

General Description:

When using the ChipScope Generator flow, the following warnings occur during synthesis :

"WARNING:Xst:1474 - Core <ila> was not loaded for <i_ila> as one or more ports did not line up with component declaration. Declared input port <control<35>> was not found in the core. Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions."

"WARNING:Xst:1474 - Core <icon> was not loaded for <i_icon> as one or more ports did not line up with component declaration. Declared output port <control0<3>> was not found in the core. Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions."

Solution

You can safely ignore these warnings. They are caused by the control bus connecting the ICON to the ILA (or any other ChipScope core). You can avoid the warnings by disabling the "-read_cores" option as follows:

1. Select Synthesize -> Properties.

2. Uncheck the "Read Cores" option under the Synthesis Options tab.

AR# 19474
Date Created 09/03/2007
Last Updated 12/15/2012
Status Active
Type General Article