UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19480

6.2 System Generator for DSP - Is it possible to use an asynchronous clock inside the SysGen system?

Description

General Description:

Is it possible to use an asynchronous clock inside the SysGen system?

Solution

For information on this issue, refer to the "Generating Multiple Cycle-True Islands for Distinct Clocks" section in the Xilinx System Generator v6.2 User Guide at:

http://www.xilinx.com/products/software/sysgen/app_docs/user_guide_Chapter_7_Section_2.htm

AR# 19480
Date Created 09/03/2007
Last Updated 12/15/2012
Status Active
Type General Article